Introduction
Tandem cells made of compound-semiconductor-based sub cells with different band gaps are promising as high-efficiency next-generation solar cells (1). From the practical viewpoints Si-based cells should be used as bottom cells instead of cells grown on GaAs or InP substrates. Given that the growth of III-V materials on Si substrates is still difficult technical issues because of the difference in thermal expansion coefficients and lattice constants (2) as well as the frequent occurrence of anti-phase domain (3), the hybrid approach employing the direct wafer bonding is attractive. The present authors reported on the characteristics of InGaP-on-Si and InGaP/GaAs-on-Si tandem cells (4, 5) that had been fabricated by surface-activated bonding (SAB). The efficiency of the InGaP/GaAs/Si tandem cells was 24.4% (5) . The key issue in fabricating such tandem cells lies in formation of low-parasitic-resistance tunnelling junctions made of III-Vmaterials, typically GaAs, and Si. The band profile of junctions, which dominantly determines the transport characteristics of carriers across the interfaces, must be clarified.
Interface states are introduced at the bonding interfaces in junctions made by the direct wafer bonding. Their electrical characteristics were analysed by using the charge neutral level (CNL) model, in which interface states with energies lower (higher) than the energy of the CNL ‫ܧ‬ େ are assumed to have donor-like (acceptor-like) features (6) . The Fermi level at the interface relative to ‫ܧ‬ େ determines the density of electrical charges at the interface ܳ ௧ . The influence of the interface charges was investigated for bonding based Si/Si junctions (7) . The present authors reported that traps at the interface played a major role in the carrier transport properties in SAB-based p-Si/n-Si junctions (8) .
In this work, we fabricated p + -GaAs/n-Si and n + -GaAs/p-Si hetero junctions by SAB. We measured their current-voltage (I-V) and capacitance-voltage (C-V) characteristics and extracted the band offset of respective junctions. The possible influence of interface charges to the measured band offset was also discussed.
Experiments
We employed (100) p + -GaAs (a concentration of acceptors of ~1×10 19 cm -3 ), (100) n-Si (a concentration of donors of 4.8×10 16 cm -3 ), (100) n + -GaAs (1.1×10 18 cm -3 ), and (100) pSi (2.4×10 17 cm -3 ) substrates for fabricating p-GaAs/n-Si and p-Si/n-GaAs junctions. The impurity concentrations and the Fermi levels in the respective substrates, which are hereafter referred to as (ܰ ଵ , ߜ ଵ ), (ܰ ଶ , ߜ ଶ ), (ܰ ଵ , ߜ ଵ ), and (ܰ ଶ , ߜ ଶ ) for p + -GaAs, nSi, n + -GaAs, and p-Si substrates, respectively, are summarised in Table I . The Fermi levels are defined as separation from the conduction-band (valence-band) edges in n-(p-) type substrates. p + -GaAs/n-Si and n + -GaAs/p-Si junctions were formed by bonding the substrates to each other after their surfaces were activated by Ar beam irradiation in a high vacuum. The background pressure prior to the Ar beam irradiation and the bonding pressure were ~10 -6 Pa and ~10 MPa, respectively. After bonding, ohmic contacts were formed by evaporating AuZn/Ti/Au, Ti/Au, AuGe/Ni/Ti/Au, and Al/Ni/Au films on the backsides of the p-GaAs, n-Si, n-GaAs, and p-Si substrates, respectively, and annealing (400 °C, 1min. in N2 ambient). Then the junctions were diced into 2-mm by 2-mm pieces. Their I-V and C-V characteristics were measured at room temperature. The frequency for C-V measurements was 100 kHz. I-V characteristics of the junctions are shown in Fig. 1(a) . Both characteristics showed rectifying properties. The onset of currents for forward bias voltages was found to be 0.26 and 0.4 V for the p + -GaAs/n-Si and n + -GaAs/p-Si junctions, respectively. Their 1/C 2 -V characteristics are shown in Fig. 1(b) . We find that each curve reveals an almost straight line. The flat-band voltage ܸ ி was extracted to be 0.42 and 1.60 V in the p + -GaAs/n-Si and n + -GaAs/p-Si junctions, respectively, by linearly extrapolating the 1/C 2 -V characteristics. The lower flat-band voltage observed in the p + -GaAs/n-Si junction was in accordance with the smaller onset in its I-V characteristics. Similarly to results for SABbased p-Si/n-Si (8) and wafer-fused p-GaAs/n-GaN (9) junctions, the onset in the I-V characteristics of each junction is systematically smaller than the predicted flat-band voltage, which suggests that the contribution of interface states to the electrical conduction cannot be negligible.
Slopes of the 1/C 2 -V characteristics are -2.5×10 14 and -0.7×10 14 cm 4 /[F 2 ⋅V] for p + -GaAs/n-Si and n + -GaAs/p-Si junctions, respectively. By ignoring the contribution of the interface charges, the slope is modelled as
where q is the elementary electric charge. ߝ ଵ and ߝ ଶ are the dielectric constants of GaAs and Si. Using this equation, the magnitudes of the slope were estimated to be -2.45×10 
for p + -GaAs/n-Si and n + -GaAs/p-Si junctions, respectively. ‫ܧ‬ ீଵ and ‫ܧ‬ ீଶ stand for band gaps of GaAs and Si. Using these expressions, ‫ܧ∆‬ was estimated to be 0.84 and 0.57 eV for the p + -GaAs/n-Si and n + -GaAs/p-Si junctions, respectively. ‫ܧ∆‬ obtained for the n + -GaAs/p-Si junctions is close to a previous report for the bonding interfaces in n-GaAs/nSi junctions (10) . The obtained ‫ܧ∆‬ values disagree with an estimation based on a simple view that the conduction band offset is given by the difference in electron affinities between Si and GaAs, both of which are ≈ 4 eV. The discrepancy between the measurements and the estimation based on the electron-affinity difference is likely to be attributed to the heterovalent properties in GaAs/Si junctions (11, 12) . The band profiles obtained for the respective junctions in the flat band condition are shown in Figs. 2(a) and  2(b) . We find that the band profile reveals type-II features in the both junctions.
Theoretical analysis using CNL model
In order to reconcile two different ‫ܧ∆‬ values deduced for the p + -GaAs/n-Si and n + -GaAs/p-Si junctions, we analyse the influence of the interface charges on the C-V characteristics of the respective junctions. The analysis is based on the following assumptions.
(i) The states are uniformly distributed in the overlap of band gaps of GaAs and Si layers. The density of the interface states ‫ܦ‬ ௧ is, consequently, independent of their energy.
(ii) The distribution of charges in the more heavily doped layer (GaAs for the present work) is locally determined by solving Poisson equation. The distribution of charges in the more lightly doped layer (Si) is estimated by using the depletion layer approximation. (iii) The charge neutral condition holds, i.e., the sum of the sheet charge densities in the respective layers and that at the interface is zero irrespective of the bias voltage. (iv) Given that 1/C 2 -V characteristics that we measured revealed almost straight lines and their slope was in agreement with that expected from eq. [1], ܳ ௧ is assumed to be independent of ܸ and remain equal to that for ܸ = 0 V when the junctions are biased. This means that the interface charges were treated as fixed charges. Further evaluations of band profiles in biased junctions should be performed for achieving a clear evidence for this assumption.
In the case of p + -GaAs/n-Si junctions (see Fig. 3 ), the bias voltage, which is negative when the junctions are reverse-biased, is expressed as
In this equation, ߰ ௌ is the surface potential of the p+-GaAs layer. ߝ ଶ and ‫ݓ‬ ଶ are the dielectric constant and thickness of depletion layer in the n-Si layer, respectively.
Using the assumption (i), ܳ ௧ is given by
Here β is the inverse of temperature. By integrating this equation from ‫ݔ‬ = െ∞ to ‫ݔ‬ = 0 (the interface) and applying Gauss law, we obtain the relationship between the sheet charge density in the GaAs layer ܳ ீ௦ and the surface potential ψ S . ܳ ீ௦ is negative (positive) when ߰ ௌ is positive (negative), or when the band of GaAs is bent downward (upward).
The charge density in the Si layer ܳ ௌ is simply given by ܳ ௌ = ‫ܰݍ‬ ଶ ‫ݓ‬ ଶ . By combining these equations with the charge neutral condition ( ܳ ீ௦ ܳ ௌ ܳ ௧ = 0 ), we first obtain ܳ ௧ for the zero-bias voltage (V = 0 V). Next the relationship between the bias voltage and the capacitance in the junction is achieved by using the zero-bias value for ܳ ௧ .
For n + -GaAs/p-Si junctions, ܳ ௧ and ܳ ீ௦ are expressed as
ଵାexpሾఉሺఋ భ ାట ೄ ାா ሻሿ ൨, [8] and
respectively. ܳ ௌ is simply given by ܳ ௌ = െ‫ܰݍ‬ ଶ ‫ݓ‬ ଶ . The C-V characteristics are calculated using these equations through a process similar to that for p + -GaAs/n-Si junctions.
Three cases of ‫ܧ∆‬ = 0.57, 0.70, and 0.84 eV, extracted values of ‫ܧ∆‬ and their average, were considered. ‫ܧ‬ ே was fixed to be 0.5 eV (6) . Figure 4(a) shows the relationships between ܳ ௧ ‫ݍ/‬ on ‫ܦ‬ ௧ at ܸ = 0 V for p + -GaAs/n-Si and n + -GaAs/p-Si junctions. The dependencies of ܸ ி on ‫ܦ‬ ௧ for the respective junctions are shown in Fig.  4(b) . In the unbiased p + -GaAs/n-Si junction the Fermi level is below the CNL so that positive charges are built at the interface. The positive charges are compensated by negative space charges in the p + -GaAs layer, which plays a role of lowering ܸ ி . In contrast, negative charges are distributed at the interface of the n + -GaAs/p-Si junction, which brings about positive space charges in the n + -GaAs layer and lowers ܸ ி .
We find from Fig. 4 (b) that ܸ ி is shifted by several hundred mV when the interface states with densities of 10 13-14 cm -2 ·eV -1 are introduced. Results shown in this figure suggest that the measured ܸ ி values for the two junctions might be explained by invoking charges in ~10
13-14 cm -2 ·eV -1 interface states in combination with a single ‫ܧ∆‬ value (say 0.7 eV). The contribution of the charges in the interface states to the shift of the optimum ‫ܧ∆‬ is schematically explained as follows: In the p + -GaAs/n-Si junction with ‫ܦ‬ ௧ of ~10 13 cm -2 ·eV -1 and ‫ܧ∆‬ = 0.7 eV, the band profile in the p + -GaAs layer is bent downwards, i.e., the negative charges are built, at the vicinity of the interface so as to cancel the contribution of the positive charges due to the interface states. When a bias voltage of 0.42 V is applied, the amount of these negative charges should be equal to that of the positive charges, so that the flat band condition is achieved. In contrast, in the n + -GaAs/p-Si junction with ‫ܦ‬ ௧ of ~10 13 cm -2 ·eV -1 and ‫ܧ∆‬ = 0.7 eV, the band profile in the n + -GaAs layer is bent upwards, so that the flat band condition is achieved for a bias voltage of 1.6 V. Figure 4 . Dependencies of (a) ܳ ௧ ‫ݍ/‬ at ܸ = 0 V on ‫ܦ‬ ௧ and of (b) ܸ ி on ‫ܦ‬ ௧ in the p + -GaAs/n-Si and n + -GaAs/p-Si junctions.
Note that interface states with such densities could be formed in a device process using Ar beams such as dry etchings, which might show the validity of this scheme. Practically the result that the fabricated GaAs/Si junctions revealed type-II features with the higher conduction-band edges in GaAs layers suggests that p-GaAs/n-Si junctions are more preferable in comparison with n-GaAs/p-Si junctions for fabricating tunnel junctions in tandem cells since the overlap of band gaps is effectively smaller, which indicates that the resistance across the interface is lower, in p-GaAs/n-Si junctions.
Conclusion
We fabricated p + -GaAs/n-Si and n + -GaAs/p-Si junctions by using surface activated bonding. Their current-voltage (I-V) and capacitance-voltage (C-V) characteristics were measured at room temperature. We found that the flat band voltage in the C-V characteristics of the p + -GaAs/n-Si junctions was lower than that of the n + -GaAs/p-Si junctions, which was in consistent with the difference in the onset of the I-V characteristics. The conduction band offset Δ‫ܧ‬ was estimated to be 0.84 and 0.57 eV for the p + -GaAs/n-Si and n + -GaAs/p-Si junctions, respectively, from their flat band voltages on the assumption that the contribution of interface charges is negligible. One possible explanation for the difference between the two Δ‫ܧ‬ values was given in the framework of the charge neutral level model. The extracted Δ‫ܧ‬ suggested that GaAs/Si junctions revealed type-II features, which should play an important role in designing tunnel junctions with low parasitic resistances in III-V/Si hybrid tandem solar cells.
